|
|
- Available at 500 MHz and 550 MHz. 'E' denotes support for Advanced Transfer Cache and Advanced System Buffering
- 0.18 micron Process Technology
- System bus frequency at 100 MHz
- 256 KB Advanced Transfer Cache. On-die, full speed Level 2 (L2) cache with Error Correcting Code (ECC)
- Dual Independent Bus (DIB) architecture: Separate dedicated external System Bus and dedicated internal high-speed cache bus
- Internet Streaming SIMD Extensions for enhanced video, sound and 3D performance
- Binary compatible with applications running on previous members of the Intel microprocessor line
- Dynamic execution micro architecture
- Intel Processor Serial Number
- Power Management capabilities
System Management mode
Multiple low-power states
- Optimized for 32-bit applications running on advanced 32-bit operating systems
- Flip Chip Pin Grid Array (FC-PGA) packaging technology; FC-PGA processors deliver high performance with improved handling protection and socketability
- Integrated high performance 16 KB instruction and 16 KB data, nonblocking, level one cache
- Double Quad Word Wide (256bit) cache data bus provides extremely high throughput on read/store operations.
- 8-way cache associativity provides improved cache hit rate on reads/store operations.
- Error-correcting code for System Bus data
- 28 Million Transistors
- 106mm2 Die Size
- Multi-voltage capability: 1.1V-1.7V
- On-die GTL+ termination
- 256 KB, Level 2 Advanced Transfer Cache Features:
Non-Blocking, full speed, on-die level 2 cache
8-way set associativity
256-bit data bus to the level 2 cache
Reduced latency interface to cache data (4X reduction vs. versus Katmai PIII)
|
|
|